Garantía de entrega
SKU/Artículo: AMZ-B09PMFY8Y3
SystemVerilog with RISC-V Processor Design
Format:
Paperback
Detalles del producto
Disponibilidad:
En stock
En stock
Peso con empaque:
0.72 kg
0.72 kg
Devolución:
Sí
Sí
Condición
Nuevo
Nuevo
Producto de:
Amazon
Amazon
Viaja desde
USA
USA
Sobre este producto
- I started working on chip design more than 25 years back, and I have enjoyed every day of it. I have seen and lived through the evolution of Verilog language to the current form, the Systemverilog. Systemverilog (SV) has been the language of choice for many for quite some time now. I, myself, have been using SV 100% for some time now as well. This book is 100% SV and no legacy code. SV is very powerful and has addressed many of the deficiencies from the early days of Verilog. One of the main areas where SV is very powerful is the ability to write and create parametrizable code that is good for reusability and sharing across projects and the company. The support of generate and looping similar to a high-level language like C has been helpful to create reusable design easily. The support of complex data types, such as Sruct, Typedef, and Interface has been useful to create design at a higher level of abstraction improving efficiency in terms of time and the lines of code. A confusing part in Verilog was inferring storage elements and combinational logic. SV streamlined that with the explicit structure of always_ff to infer storage elements (flops) and always_comb for combinational logic gates. You can use logic for everything and do not have to worry when to use wire and reg as it was a source of confusion for someone learning the traditional Verilog language. And, many more …. SV is used for design as well as verification. As we mentioned earlier, SV is very powerful for design and verification. SV has many features that are useful for verification but not applicable to design. The main reason is that SV code has to be synthesized to represent real hardware whereas in verification the focus is the ease and the scope of coverage. In this book, we have covered Systemverilog that is used for design and synthesizable. SV used for design is still a big part of the overall SV language, and this book will be an excellent resource for anyone who wants to learn Systemverilog through real-world examples. The final part of the book covers RISC-V processor micro-architecture and design of a RISC-V processor with synthesizable SV RTL code. I am sure you will learn Systemverilog not in an abstract way but how it is used in real life by the designers in the industry
U$S 59,38
44% OFF
U$S 32,99
IMPORTÁ FACIL
Comprando este producto podrás descontar el IVA con tu número de RUT
NO CONSUME FRANQUICIA
Si tu carrito tiene solo libros o CD’s, no consume franquicia y podés comprar hasta U$S 1000 al año.
U$S 59,38
44% OFF
U$S 32,99
¡Comprá en hasta 12 cuotas sin interés con todas tus tarjetas!
Llega en 5 a 11 días hábiles
con envío
Tienes garantía de entrega
Compra protegida
Disfruta de una experiencia de compra segura y confiable
![]()
Garantía de entrega
Con Tiendamia todas tus compras cuentan con Garantía de Entrega o devolución total de tu dinero.
Compras 100% seguras y garantizadas, para que pidas lo que soñás y lo recibas del mundo a tu puerta.
Saber más.
Tarjetas prepagas, debito, y credito
Paga hasta en 12 cuotas sin interés con tarjetas de crédito.
Visa
Mastercard
American Express
Dinners
Discover
Lider
Midinero
OCA
OCA Blue
Tarjeta PREX
Pagos a través de PayPal
Paga en dólares con Tarjetas internacionales a través de PayPal.
PayPal
